|
COMPUTER ENGINEERING (ENGLISH) PROGRAMME COURSE DESCRIPTION |
||||||
| Name of the Course Unit | Code | Year | Semester | In-Class Hours (T+P) | Credit | ECTS Credit |
|---|---|---|---|---|---|---|
| COMPUTER ORGANIZATION | COM202 | 2 | 4 | 3+0 | 3.0 | 5.0 |
| No |
Key Learning Outcomes of the Course Unit On successful completion of this course unit, students/learners will or will be able to: |
PROGRAMME LEARNING OUTCOMES |
|---|---|---|
| 1 | Interconnect engineering concepts related to instruction set architecture, register transfer, interconnects like buses, 3-state buffers and Muxes as well as control hardware to design various processors | 1 (5), 2 (4), 3 (5), 4 (5), 5 (5), 6 (5), 7 (5), 8 (5), 9 (5), 10 (2), 11 (2), 12 (5), 13 (5), 14 (5), 15 (5), 16 (5) |
| 2 | Learn to employ specialized knowledge of subsystems like data-path, memory and control unit components to design a RISC processing element. | 1 (5), 2 (4), 3 (5), 4 (5), 5 (5), 6 (5), 7 (5), 8 (5), 9 (5), 10 (2), 11 (2), 12 (5), 13 (5), 14 (5), 15 (5), 16 (5) |
| 3 | Define processor specification and instruction set architecture. | 1 (5), 2 (4), 3 (5), 4 (5), 5 (5), 6 (5), 7 (5), 8 (5), 9 (5), 10 (2), 11 (2), 12 (5), 13 (5), 14 (5), 15 (5), 16 (5) |
| 4 | Solve various challenges of high performance RISC processor design in multiple stages | 1 (5), 2 (4), 3 (5), 4 (5), 5 (5), 6 (5), 7 (5), 8 (5), 9 (5), 10 (2), 11 (2), 12 (5), 13 (5), 14 (5), 15 (5), 16 (5) |